Home
About Fogster
Browse ads
Place an ad
Search all ads for

Login/Create an account
Confirm my listing
Resend approval e-mail
Contact Us
FAQ
* Scam Alerts *
Privacy Policy
Terms of Use
Fogster Gear

 
Employment > Help Wanted
Posted: Mon, 14 May 2018 at 00:00 PDT
Last Modified: Mon, 14 May 2018 at 09:24 PDT
Flag an ad (What's this?):  miscategorized  prohibited
If you were logged in, you would be able to clip and save
this listing using our Scissor Saver feature. | Send this posting to a friend

ENGINEERING (Mountain View)

Synopsys has the following openings in Mountain View, CA: Apps Eng, Sr. II: Support Designware IP for protocols (PCIe, SATA, AMBA, Mob. Stor., I3C). Req. MS in CE/EE/CS or rel. + 2 yrs exp in IP protocols (Alt.BS+5); REQ# 17552BR. R&D Eng, II: Des, dev & sup the FastSPICE simulation tools. Req. MS in CS/CE or rel.; REQ# 17562BR. Des. Consultant, Sr. II: Deliver tool, methodology, & design implementation expertise to enable Synopsys customers from system and IC concepts. Req. MS in CE/EE/CS or rel. + 2 yrs exp in Physical des eng (Alt.BS+5); REQ# 17582BR. Apps Eng, Sr. II: Diagnose, troubleshoot & resolve complex tech issues on customer installations; deploy & train customers on new implementations & capabilities. Some work to be performed at customer sites. Req. MS in CE/EE/CS or rel. + 2 yrs exp in digital/mixed-signal ASIC design (Alt.BS+5); REQ# 17563BR. Apps Eng, Sr. II: Identify & resolve issues on EDA product usage & related chip-design flows. Req. MS in CS-CE-EE or rel. + 2 yrs exp in apps/design eng. (Alt. BS+5); REQ# 17564BR. Product Marketing Engineer, Sr.: Dev bus plans, marktg strategy & forecasts for Synopsys DesignWare Logic Library products. Req. MS in EE or a rel + 2 yrs tech mktg exp &/or custr-facing apps engrg exp for products used in SOC design (Alt BS +5 yrs). Req#17320BR. ASIC Digital Des Eng, Sr. I: Define, implement, & verify RISC processor dsgn, spef DesignWare ARC processors, its security tech, & methodologies. Req. MS in CE/EE/CS or rel. + 6mo exp in ARC processor dsgn; REQ# 17556BR. R&D Eng, Sr. I: Performs physical dsgn of integrated circuits for tech such as 28nm & below. Req. MS in CE/EE/CS or rel. + 2yrs exp in physical dsgn (Alt BS+5); REQ# 17555BR. Apps Eng, Sr. I (Memory Compiler): Provide tech & eng insight & direction to spprt & imprv usab, appl & adoption of product, platforms & solutions to meet customer bus needs. Req. MS in CE/EE/CS or rel. + 1yr exp in memory compilers; REQ# 17561BR. Multiple Openings. To apply, send resume with REQ# to: printads@synopsys.com. EEO Employer/Vet/Disabled.

 

 
v2.0 This listing has been viewed 45 times.
458686

© 2015 - Fogster.com™. All Rights Reserved.